for star tracker applications is reported. The chip features an innovative regional electronic shutter through the use of an individual pixel reset architecture. Using the regional electronic shutter, each star in the field of view can have its own integration period. This way, simultaneous capture of bright stars with dim stars is accommodated, enabling a large increase in tracker capability. The chip achieves 80 dB dynamic range, 50 e-rms read noise, low dark current, and excellent electronic shutter linearity.
I. INTRODUCTION
T HE guidance system in a spacecraft determines spacecraft attitude by matching an observed star field to a star catalog. Future celestial star tracker systems for space applications should be small in mass and power consumption, be radiation hard, have a high fill factor, and high sampling resolution. In addition, they need to accommodate a wide dynamic range of illumination levels. Since a star tracker centroids an intentionally blurred star image, the effect of pixel geometry on the centroiding algorithm should be minimal. An active pixel sensor (APS)-based system can reduce mass and power consumption and radiation effects compared to a chargecoupled device (CCD)-based system [1] . An important feature of the APS is the potential to have different integration times in different regions of interest. This allows the simultaneous capture of bright stars with dim stars. With a CCD system, a single integration period for the entire sensor is necessitated. This means that either the bright star is properly exposed but the dim star is lost in the noise, or that the dim star is properly exposed but the bright star is saturated and useless for centroiding. A different integration period for each star is much better suited for the star tracker application. Typically, only a few stars are used for tracking in a given field of view. This paper reports an APS with locally variable integration times, achieved through individual pixel reset (IPR).
II. INDIVIDUAL PIXEL RESET (IPR)
A traditional APS pixel [1] includes a photogate, a single reset transistor, and readout source-follower circuitry. A photodiode-type APS does not use a photogate and has been previously used for random access image sensors [2] . Since all reset transistor gates in a given row are connected in parallel, the entire row is reset when the reset line is activated. The integration period is the time from pixel reset to pixel readout. In order that pixels on the same row can have different integration periods and do not saturate, IPR is required. Circuitry at the bottom of the column (e.g., load transistor, sample, and hold circuitry) is not shown for simplicity and has been well reported previously [3] . A simple way to implement IPR would be to put a second transistor in series with the row reset transistor, activated by a vertical column reset signal. Unfortunately, this has been shown to introduce reset anomalies when it has been used in CMOS readout circuits for infrared focal-plane arrays for astronomy [4] . This is believed to be due to charge pumping from the output node to the reset drain.
In our work, IPR is implemented via a simple configuration of two reset transistors as illustrated below in Fig. 1 . The column reset (CRST) and row reset (RRST) lines must both be at a logical high voltage to activate the reset transistor. While not a major advance in itself, the simple configuration allows low noise, anomaly-free readout, and permits the implementation of a smaller pixel with higher fill factor compared to previously reported efforts for local exposure control [5] - [8] . The IPR allows the user to select a small region of interest in the image and adjust the integration time for that region. It is noted that nondestructive readout of the pixel can be performed at any time during the integration period by activating the row select transistor RS and reading the voltage on the column bus. Nondestructive readout can be used to determine the optimum exposure period for a given region of interest.
III. CHIP ARCHITECTURE
The proposed chip has an architecture generally similar to former CMOS APS designs [9] . However, to accommodate full random access control, i.e., independent reset and readout 0018-9200/97$10.00 © 1997 IEEE per pixel, two sets of row and column controls are provided (Fig. 2) . The left and bottom set of row and column decoders, respectively, are similar to those in former APS designs and used for readout. The right and top set of row and column decoders, respectively, are provided for independently resetting any pixel address within the array, without interfering with the readout process.
The chip was implemented as an array of 64 64 photodiode-type APS elements using the HP 1.2 mm n-well process available through the MOSIS service. The pixel pitch was 20.4 mm (V) 20.4 mm (H) resulting in a die size of 2.5 mm 2.6 mm. Several different variations of the pixel design were explored in this chip (see Fig. 2 ): an L-shaped photodiode pixel with maximum designed fill factor (28.9%), a square pixel with a lower designed fill factor (14.6%), a rectangular pixel with slightly higher fill factor (15.7%), and all these designs with a second-level metal light shield covering the entire pixel except the photodiode area. The expectation was that the Lshaped pixel would have maximum response due to its higher fill factor, but that perhaps the square or rectangular pixels would be easier to use in a centroiding algorithm due to their more regular shape. The light shield helps separate response from the nominally "dead" regions of the pixel containing the readout circuitry from that of the defined photodiode.
IV. EXPERIMENTAL RESULTS
The chip was successfully fabricated and tested. Initial testing focused on operating the chip in a normal imaging mode, where the total chip readout time was also the integration time. The sensor was operated at 5 V. Only the RRST signal was driven at 7 V to improve the reset of the floating diffusion node. The 64 64 element output image was displayed on a monitor using a commercial scan converter. From the visual image, the effect of the light shield was apparent, indicating that significant response is obtained from the "dead" readout region of the pixel. This effect had been previously known from laser spot scanning measurements of intra pixel response [10] .
A second visual observation was that the square pixels without a light shield had the greatest responsivity (V/W). The responsivity is related to designed fill-factor, "dead" region response, and capacitance. In general, without dead area response, photodiode-type APS pixels have constant responsivity, independent of pixel size or fill factor. This is because the area of the photodiode contributes both detector area (more responsivity) and capacitance (less responsivity), and these effects cancel. However, the response of the "dead" area increases the signal but does not increase the detector capacitance. Thus, the square pixels, with response in the dead area, had a greater total responsivity.
The sensor was quantitatively tested for relative responsivity, conversion gain, saturation level, input referred noise, dynamic range, dark current, and fixed pattern noise. The results are presented below in Table I . The conversion gain was in general agreement with the design estimate of capacitance of the photodiode. The saturation level was approximately 2 V. The input referred read noise is less than that predicted by simple kTC noise models, as has been observed in other photodiode-type APS arrays. Separate Monte Carlo modeling work at the Jet Propulsion Laboratory (JPL) suggests a reduction of the order of , a result not far from these experimental results. Fixed pattern noise (FPN) , not suppressed by on-chip circuitry, was measured to be approximately 0.5% saturation, or 10 mV peak-to-peak. The FPN results from nonuniformity in the threshold voltages of source-follower circuits at the bottom of each column, since the standard APS sampling of the pixel before and after reset suppresses FPN from pixelto-pixel threshold variations. Dark current was measured to be of the order of 400-800 pA/cm at room temperature, or 10-20 mV/s, output referred. A star tracker would typically be cooled to further reduce dark current for longer integration periods. No smear or blooming was observed due to the lateral overflow drain inherent in the APS design. Functional testing of the pixel resetting circuitry confirmed the operability of the individual pixel reset operation. An area of the chip spanning 16 columns from 16 rows was selected for additional reset. This resulted in a region less-exposed. An output image example is shown in Fig. 3 . The darker region across the image represents pixels that were reset during the nominal integration time, so that they had a shorter effective integration time. Some pixels in the majority of the image appear saturated, or white.
The linearity of the "electronic shutter" operation was measured by measuring sensor output as a function of integration time for various exposure settings, but with the same scene illuminance. The output as a function of integration time in log-log scale is shown in Fig. 4 . The linearity of the electronic shutter is quite good.
V. CONCLUSIONS
A CMOS APS image sensor that permits regional electronic shuttering has been designed, fabricated, and tested. The chip functions as expected, though a greater response was obtained from pixels with smaller designed fill factor. An innovative approach to implementing individual pixel reset was described and demonstrated. The successful implementation of this chip paves the way for lower risk implementation of larger format sensors (e.g., 1024 1024) with the individual pixel reset design. The excellent linearity of the electronic shutter operation will also permit the use of the architecture in detector arrays for nonimaging applications, such as spectroscopy, where very large dynamic range between nearby channels must be accommodated.
